|
|
Meeting the design challenges of nano-CMOS Electronics |
James HilderPhD Student
I'm investigating the use of evolutionary algorithms to help determine optimal transistor sizes, within both conventional and evolved topologies of logic and memory circuits, using the next-generation transistor models. | |